哈哈哈哈哈操欧洲电影,久草网在线,亚洲久久熟女熟妇视频,麻豆精品色,久久福利在线视频,日韩中文字幕的,淫乱毛视频一区,亚洲成人一二三,中文人妻日韩精品电影

0
  • 聊天消息
  • 系統(tǒng)消息
  • 評論與回復(fù)
登錄后你可以
  • 下載海量資料
  • 學(xué)習(xí)在線課程
  • 觀看技術(shù)視頻
  • 寫文章/發(fā)帖/加入社區(qū)
會員中心
創(chuàng)作中心

完善資料讓更多小伙伴認(rèn)識你,還能領(lǐng)取20積分哦,立即完善>

3天內(nèi)不再提示

TLC2574 串行輸出低功耗具有內(nèi)置轉(zhuǎn)換時鐘的 & 8x FIFO,4 通道

數(shù)據(jù):

產(chǎn)品信息

描述The TLC3574, TLC3578, TLC2574, and TLC2578 are a family of high-performance, low-power, CMOS analog-to-digital converters (ADC). TLC3574/78 is a 14-bit ADC; TLC2574/78 is a 12-bit ADC. All parts operate from single 5-V analog power supply and 3-V to 5-V digital supply. The serial interface consists of four digital input [chip select (CS\), frame sync (FS), serial input-output clock (SCLK), serial data input (SDI)], and a 3-state serial data output (SDO). CS\ (works as SS\, slave select), SDI, SDO and SCLK form an SPI interface. FS, SDI, SDO, and SCLK form DSP interface. The frame sync signal (FS) indicates the start of a serial data frame being transferred. When multiple converters connect to one serial port of a DSP, CS\ works as the chip select to allow the host DSP to access the individual converter. CS\ can be tied to ground if only one converter is used. FS must be tied to DVDD if it is not used (such as in an SPI interface). When SDI is tied to DVDD, the device is set in hardware default mode after power on and no software configuration is required. In the simplest case, only three wires (SDO, SCLK, and CS\ or FS) are needed to interface with the host. In addition to being a high-speed ADC with versatile control capability, these devices have an on-chip analog multiplexer (MUX) that can select any analog input or one of three self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK (normal sampling) or can be controlled by a special pin, CSTART\, to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short sampling (12 SCLKs) or long sampling (44 SCLKs) to accommodate the faster SCLK operation popular among high-performance signal processors. The TLC3574/78 and TLC2574/78 are designed to operate with low-power consumption. The power saving feature is further enhanced with autopower-down mode and programmable conversion speeds. The conversion clock (internal OSC) is built in. The converter can also use an external SCLK as the conversion clock for maximum flexibility. The TLC3574/78 and TLC2574/78 are specified with bipolar input and a full scale range of ±10 V.特性14-Bit Resolution for TLC3574/78, 12-Bit for TLC2574/2578 Maximum Throughput 200-KSPS Multiple Analog Inputs: 8 Single-Ended Channels for TLC3578/2578 4 Single-Ended Channels for TLC3574/2574 Analog Input Range: ±10 V Pseudodifferential Analog Inputs SPI/DSP-Compatible Serial Interfaces With SCLK up to 25-MHz Built-In Conversion Clock and 8x FIFO Single 5-V Analog Supply; 3-/5-V Digital Supply Low-Power 5.8 mA in Normal Operation 20 μA in Power Down Programmable Autochannel Sweep and Repeat Hardware-Controlled, Programmable Sampling Period Hardware Default Configuration INL: TLC3574/78: ±1 LSB; ??????? TLC2574/78: ±0.5 LSB DNL: TLC3574/78: ±0.5 LSB; ????????? TLC2574/78: ±0.5 LSB SINAD: TLC3574/78: 79 dB; ????????? TLC2574/78: 72 dB THD: TLC3574/78: ?82 dB; ????????? TLC2574/78: ?82 dBNote: Recommended Voltage Reference: REF02 and REF102

技術(shù)文檔

數(shù)據(jù)手冊(1)
元器件購買 TLC2574 相關(guān)庫存

相關(guān)閱讀

兴义市| 甘孜| 天台县| 东明县| 武穴市| 潢川县| 博爱县| 南城县| 闽清县| 搜索| 延边| 阳朔县| 鄱阳县| 商都县| 西宁市| 合山市| 罗源县| 红桥区| 宜良县| 吉水县| 屏东县| 岳阳市| 河北区| 若尔盖县| 开封市| 安平县| 县级市| 芜湖市| 山丹县| 浦江县| 墨竹工卡县| 贵州省| 开封市| 贺兰县| 七台河市| 九寨沟县| 方正县| 老河口市| 枣强县| 天长市| 红安县|